

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/087,824	03/05/2002	Takumi Yamaguchi	60188-480 5180 EXAMINER	
75	90 03/13/2006			
McDermott W		NGUYEN, LUONG TRUNG		
Washington, DC 20005-3096			ART UNIT	PAPER NUMBER
<b>C</b> ,			2612	
			DATE MAILED: 03/13/2000	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/087,824 YAMAGUCHI ET AL.	
Office Action Summary	Examiner	Art Unit
	LUONG T. NGUYEN	2612
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status		
1) ☐ Responsive to communication(s) filed on <u>05 M.</u> 2a) ☐ This action is <b>FINAL</b> . 2b) ☐ This      3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro	
Disposition of Claims		
<ul> <li>4) ☐ Claim(s) 1-16 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdraw</li> <li>5) ☐ Claim(s) 1-4,14 and 15 is/are allowed.</li> <li>6) ☐ Claim(s) 5,8,10-13 and 16 is/are rejected.</li> <li>7) ☐ Claim(s) 6,7 and 9 is/are objected to.</li> <li>8) ☐ Claim(s) are subject to restriction and/or</li> </ul>	vn from consideration.	
Application Papers		
9)☐ The specification is objected to by the Examine 10)☐ The drawing(s) filed on 05 March 2002 is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11)☐ The oath or declaration is objected to by the Examine 11.	a)⊠ accepted or b)⊡ objected to drawing(s) be held in abeyance. See on is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
<ul> <li>12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents</li> <li>2. Certified copies of the priority documents</li> <li>3. Copies of the certified copies of the priority application from the International Bureau</li> <li>* See the attached detailed Office action for a list of</li> </ul>	s have been received. s have been received in Applicati ity documents have been receive (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s)    Notice of References Cited (PTO-892)   Notice of Draftsperson's Patent Drawing Review (PTO-948)   Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)   Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	

#### **DETAILED ACTION**

## **Priority**

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

#### Information Disclosure Statement

2. The information disclosure statements (IDS), which are submitted on 05/13/2002, 09/23/2002, 03/30/2005, and 06/06/2005 have been considered by the examiner.

### Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 5, 16 are rejected under 35 U.S.C. 102(b) as being anticipated by Ihara et al. (JP 10-093070).

Regarding claim 5, Ihara discloses a solid state image sensor (solid state camera, see Abstract, figure 10, paragraph [0008]) comprising a plurality of amplifying unit pixels arranged two-dimensionally on a semiconductor substrate, each of said plurality of amplifying unit pixels including a photoelectric conversion region (photodiode 115a, figure 10, paragraph [0008]) for subjecting incident light to photoelectric conversion; a read transistor (address transistor 117a,

Application/Control Number: 10/087,824

Art Unit: 2612

figure 10, paragraph [0008]) for reading signal charge obtained through the photoelectric conversion; a storage region (detecting element, which corresponds to floating diffusion FD, figure 10, paragraph [0008]) for storing said signal charge read by said read transistor; a detect transistor (magnification transistor 114a, figure 10, paragraph [0008]) for detecting said signal charge on the basis of application of potential of said storage region to a gate thereof, a reset transistor (reset transistor 116a, figure 10, paragraph [0008]) for resetting said signal charge stored in said storage region; and a drain region (drain line 112, figure 10, paragraph [0008]) for supplying a pulse voltage to said storage region through said reset transistor,

wherein a read pulse for said read transistor of a first pixel out of said plurality of amplifying unit pixels and a reset pulse for said reset transistor of a second pixel adjacent to said first pixel in a column direction are supplied through a common gate line (a read pulse for address transistor 117b and a reset pulse for reset transistor 116a are supplied through common gate line 113a, figure 10, paragraph [0008], and see Abstract), and

a LOW level voltage applied to a gate of said read transistor of each pixel is set to voltage lower than a LOW level voltage applied to a gate of said reset transistor thereof (noted that at the time charge, which is stored at detecting element, read out to the signal line 111, the gate of read transistor is set to a voltage lower than the voltage at the gate of the reset transistor).

Regarding claim 16, Ihara discloses a solid state image sensor (solid state camera, see

Abstract, figure 10, paragraph [0008]) comprising a plurality of amplifying unit pixels arranged
two-dimensionally on a semiconductor substrate, each of said plurality of amplifying unit pixels
including a photoelectric conversion region (photodiode 115a, figure 10, paragraph [0008]) for

subjecting incident light to photoelectric conversion; a read transistor (address transistor 117a, figure 10, paragraph [0008]) for reading signal charge obtained through the photoelectric conversion; a storage region (detecting element, which corresponds to floating diffusion FD, figure 10, paragraph [0008]) for storing said signal charge read by said read transistor; a detect transistor (magnification transistor 114a, figure 10, paragraph [0008]) for detecting said signal charge on the basis of application of potential of said storage region to a gate thereof; a reset transistor (reset transistor 116a, figure 10, paragraph [0008]) for resetting said signal charge stored in said storage region; and a drain region (drain line 112, figure 10, paragraph [0008]) for supplying a pulse voltage to said storage region through said reset transistor,

wherein said drain regions of said plurality of amplifying unit pixels are connected to a single drain layer also working as a light blocking film (drain wire 2 or drain line 112 are made of metal, figures 2, 10, paragraphs [0038], [0039]).

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 8, 10-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ihara et al. (JP 10-093070) in view of Gowda (US 6,115,066).

Regarding claims 8, 10, Ihara et al. discloses wherein said detect transistors of said plurality of amplifying unit pixels are connected to different signal lines column by column

Application/Control Number: 10/087,824

Art Unit: 2612

(magnification transistors 114a, 114b, 114c on each column are connected to each signal line 111, figure 10, paragraph [0008]).

Ihara et al. fail to specifically disclose said drain regions of said plurality of amplifying unit pixels are connected to different drain lines row by row, and said drain line and said signal line are disposed to cross each other in different layers.

However, Gowda et al. teaches a CMOS image sensor, in which the drain regions VR of plurality pixels 30 are connected to different drain lines 34i row by row (figures 3, 4) and drain line 34i column bus 15j (signal line) are disposed cross each other in different layers (figures 3,4). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the device in Ihara et al. by the teaching of Gowda et al. in order to reduce the size of a pixel of an image sensor. This reduces the size of the image sensor.

Regarding claim 11, Ihara et al. discloses wherein a line for connecting said storage region to a gate of said detect transistor is made from a first light blocking metal layer (paragraph [0039]).

Regarding claim 12, Ihara et al. and Gowda et al. disclose wherein a line for connecting said storage region to a gate of said detect transistor and said drain line are made from a first metal layer above said gate line, and said signal line is made from a second metal layer above said first metal layer (note that Ihara discloses the signal lines and the drain lines are made of metal in paragraph [0039], and Gowda et al. discloses the drain lines 34i and signal line 35j are disposed cross each other in different layers in figures 3-4).

Regarding claim 13, Ihara et al. discloses wherein a line for connecting said storage region to a gate of said detect transistor and said signal line are made from a first metal layer above said gate line, and said drain line is made from a second metal layer above said first metal layer (figures 10-11).

#### Allowable Subject Matter

7. Claims 1-4, 6-15 are allowed.

The following is a statement of reasons for the indication of allowable subject matter:

Regarding claim 1, the prior art of the record fails to show or fairly suggest a solid state image sensor comprising a low level potential of said drain region of said first pixel is set, in resetting said second pixel, to a potential higher than a potential depth of said conversion region of said first pixel.

Claims 2, 6-13 are allowable for the reason given in claim 1.

Regarding claim 3, the prior art of the record fails to show or fairly suggest a solid state image sensor comprising a low level potential of said drain region of said first pixel is set, in resetting said second pixel, to a potential lower than a potential depth of said conversion region of said first pixel.

Claims 4, 6-13 are allowable for the reason given in claim 3.

Regarding claim 14, the prior art of the record fails to show or fairly suggest a solid state image sensor comprising a potential of said drain region of said first pixel is second pixel

Application/Control Number: 10/087,824

Art Unit: 2612

direction are set to a HIGH level potential when said second pixel is reset and is set to a LOW level potential when said signal charge obtained through the photoelectric conversion is read by said read transistor to said storage region so as to operate said detect transistor in said second pixel, and potential below a gate of said reset transistor of said first pixel obtained by applying a LOW level voltage to said gate is set to a potential higher than a potential depth of said

Claim 15 is allowable for the reason given in claim 14.

photoelectric conversion region of said first pixel.

8. Claims 6-7, 9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Akimoto et al. (US 4,809,075) discloses solid-state imaging device having an amplifying means in the matrix arrangement of picture elements.

Koizumi et al. (US 6,650,369) discloses image sensing apparatus, signal detection apparatus, and signal accumulation apparatus.

Hashimoto (US 6,734,906) discloses image pickup apparatus with photoelectric conversion portion arranged two dimensionally.

Sakurai et al. (US 6,850,278) discloses solid-state image pickup apparatus.

Application/Control Number: 10/087,824 Page 8

Art Unit: 2612

Harada (US 6,707,495) discloses solid-state imaging device and a method of reading a signal charge in a solid state imaging device which can reduce smear and can provide an excellent image characteristic.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LUONG T. NGUYEN whose telephone number is (571) 272-7315. The examiner can normally be reached on 7:30AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, DAVID L. OMETZ can be reached on (571) 272-7593. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LN 03/05/06

LUONGT.NGUYEN
PATENT EXAMINER

LeinaheinaNauren